This Page Is Inserted by IFW Operations and is not a part of the Official Record

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images may include (but are not limited to):

- BLACK BORDERS
- TEXT CUT OFF AT TOP, BOTTOM OR SIDES
- FADED TEXT
- ILLEGIBLE TEXT
- SKEWED/SLANTED IMAGES
- COLORED PHOTOS
- BLACK OR VERY BLACK AND WHITE DARK PHOTOS
- GRAY SCALE DOCUMENTS

IMAGES ARE BEST AVAILABLE COPY.

As rescanning documents will not correct images, please do not report the images to the Image Problem Mailbox.



United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER OF PATENTS AND TRADEMARKS Washington, D.C. 20231 www.uspto.gov

APPLICATION NO	. F	ILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
09/730,875		12/05/2000	Satoshi Ishida	2933SE-64-CON 9363		
22442	7590	02/27/2003				
SHERIDA	AN ROSS	PC	EXAMINER			
1560 BROADWAY SUITE 1200				LOKE, STEVEN HO YIN		
DENVER,	CO 80202			ART UNIT PAPER NUMBER		
				2811 DATE MAILED: 02/27/2003	12	

Please find below and/or attached an Office communication concerning this application or proceeding.

			D (C)
	Application No.	Applicant(s)	7 3
	09/730,875	ISHIDA ET AL.	
Office Action Summary	Examiner	Art Unit	Marian 47 1844
	Steven Loke	2811	
The MAILING DATE of this communication app Period for Reply	ears on the cover sheet wit	h the correspondence address	
A SHORTENED STATUTORY PERIOD FOR REPL' THE MAILING DATE OF THIS COMMUNICATION. - Extensions of time may be available under the provisions of 37 CFR 1.13 after SIX (6) MONTHS from the mailing date of this communication. - If the period for reply specified above is less than thirty (30) days, a reply of If NO period for reply is specified above, the maximum statutory period of Failure to reply within the set or extended period for reply will, by statute. - Any reply received by the Office later than three months after the mailing earned patent term adjustment. See 37 CFR 1.704(b). Status	36(a). In no event, however, may a re within the statutory minimum of thirty will apply and will expire SIX (6) MONT cause the application to become ABA	ply be timely filed (30) days will be considered timely. HS from the mailing date of this communic NDONED (35 U.S.C. § 133).	cation.
1) Responsive to communication(s) filed on 28 J	lanuary 2003 .		
2a) This action is FINAL . 2b) ☐ Th	is action is non-final.		
3) Since this application is in condition for allowated in accordance with the practice under			its is
Disposition of Claims	Ex parte Quayre, 1999 O.E.	. 11, 400 0.0. 210.	
4)⊠ Claim(s) <u>1</u> is/are pending in the application.			
4a) Of the above claim(s) is/are withdraw	wn from consideration.		
5) Claim(s) is/are allowed.			
6)⊠ Claim(s) <u>1</u> is/are rejected.			
7) Claim(s) is/are objected to.			
8) Claim(s) are subject to restriction and/o	r election requirement.		
Application Papers			
9) The specification is objected to by the Examine		o Everninas	
10) The drawing(s) filed on is/are: a) accept	, ,		
Applicant may not request that any objection to the 11) The proposed drawing correction filed on			
If approved, corrected drawings are required in rep		supprovou by the Examinor.	
12) The oath or declaration is objected to by the Ex			
Priority under 35 U.S.C. §§ 119 and 120			
13) Acknowledgment is made of a claim for foreign	n priority under 35 U.S.C. §	119(a)-(d) or (f).	
a) ☐ All b) ☐ Some * c) ☐ None of:		.,,,,	
1. Certified copies of the priority documents	s have been received.		
2. Certified copies of the priority documents	s have been received in Ap	plication No	
3. Copies of the certified copies of the prior application from the International Bu	reau (PCT Rule 17.2(a)).		!
* See the attached detailed Office action for a list	·		cation)
14) ☐ Acknowledgment is made of a claim for domestia) ☐ The translation of the foreign language pro			valivii).
15) Acknowledgment is made of a claim for domesti			
Attachment(s)			
 Notice of References Cited (PTO-892) Notice of Draftsperson's Patent Drawing Review (PTO-948) Information Disclosure Statement(s) (PTO-1449) Paper No(s) 	5) Notice of Ir	ummary (PTO-413) Paper No(s) formal Patent Application (PTO-152)	<u> </u>

Art Unit: 2811

1. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

- (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 2. Claim 1 is rejected under 35 U.S.C. 103(a) as being unpatentable over Tsai et al. in view of Ono et al. (PTO-1449 filed on 12/5/00).

Tsai et al. disclose a thin film transistor in fig. 11. It comprises: an insulator substrate [71]; a gate electrode [72] located on the insulator substrate; a gate insulator film [73] provided above the insulator substrate and the gate electrode; and a polycrystalline silicon film [74, 176] located on the gate insulator film, the polycrystalline silicon film being formed by laser annealing step on a surface of an amorphous layer; the gate electrode having a center portion with a flat surface.

Tsai et al. differ from the claimed invention by not showing a pair of tapered end portions with inclined surfaces and an angle between each of the inclined surfaces of the pair of tapered end portions and a surface of the insulator substrate being set within a range of 10° to 40°.

Ono et al. (fig. 25) show a tapered end portion of a gate electrode [2] with inclined surface and an angle θ_g between the inclined surface of the tapered end portion of the gate electrode [2] and a surface of the insulator substrate [1] being set to 10° (col. 18, lines 1-11).

Since both Tsai et al. and Ono et al. teach a thin film transistor with a bottom gate electrode, it would have been obvious to have the tapered end portion of the gate

Art Unit: 2811

electrode of Ono et al. in each side of the gate electrode of Tsai et al. because it prevents the generation of crack at the portion of the gate insulating film that overlaying the gate electrode.

It is inherent that the combined device shows a uniform grain size of the polycrystalline silicon film formed above the center portion and the pair of tapered end portions of the gate electrode because the gate electrode of the combined device having a center portion with a flat surface and a pair of tapered end portions with inclined surfaces, an angle between each of the inclined surfaces of the pair of tapered end portions and a surface of the insulator substrate being set to 10°.

Since the combined device shows the angle between each of the inclined surfaces of the pair of tapered end portions and a surface of the insulator substrate being set to 10°, it is inherent that a gate withstand voltage of the thin film transistor is secured and the inclined surfaces of the pair of tapered end portions are prevented from increasing.

3. Applicant's arguments filed 1/28/03 have been fully considered but they are not persuasive.

It is urged, in page 4 of the remarks, that an angle smaller than 10° causes the disadvantages recited at page 22, line 30 to page 23, line 3 of the present specification and makes it difficult to control a gate width of TFT. However, page 22, line 29 to page 23, line 3 of the present specification discloses an angle smaller than 5° means an increased surface of the tapered portion 76b, which causes a variation in the membranous of the polycrystalline silicon film 81. The specification never discloses an

Art Unit: 2811

angle between 5 to 10° causes disadvantages to the device and makes it difficult to control a gate line width of TFT.

It is urged, in page 4 of the remarks, that Ono et al. never disclose setting the taper angle of the end portion within 10° to 40° in order to acquire a uniform grain size of the polycrystalline silicon film above the center portion and the pair of tapered end portions. However, Ono et al. teach a taper angle of the end portion of a gate electrode can be 10°. Therefore, the taper angle of each of the end portions of the gate electrode of the combined device of Tsai et al. and Ono et al. can also be 10°. Since the gate electrode structure of the combined device is similar to that of the claimed invention, it is inherent that a uniform grain size of the polycrystalline silicon would be form above the center portion and the pair of tapered end portions of the gate electrode of the combined device. It is believed that the combined device of Tsai et al. and Ono et al. meets the limitation of the claimed invention.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Steven Loke whose telephone number is (703) 308-4920. The examiner can normally be reached on 7:50 am to 5:20 pm.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Tom Thomas can be reached on (703) 308-2772. The fax phone numbers for the organization where this application or proceeding is assigned are (703) 308-7722 for regular communications and (703) 308-7722 for After Final communications.

Art Unit: 2811

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is (703) 308-0956.

sl

February 21, 2003

Steven Loke